Aggressive scaling of CMOS devices into nm regime requires ultrathin gate dielectric [1]. The quantum effect entailed therein necessitates the reexamination of the inversion charge [2][3][4][5]. Also large gate leakage due to direct tunneling has caused drastic modification of the capacitance-voltage (C-V) behavior. Thus it has become difficult to extract the electrical gate dielectric thickness, threshold voltage and mobility. We extract in this paper the electrical thickness of the gate dielectric from the C-V data and discuss the C-V degradation in terms of the gate leakage (I G ) and channel resistance. We further correlate the C-V with I-V behavior and quantify the inversion charge. The sub-linear increase of the inversion charge with gate voltage is taken into account by introducing the threshold voltage creep (V TH -creep) in the drift-diffusion (DD) I -V modeling. Additionally, the effective mobility ( µ eff ) and the external resistance have been accurately extracted.
Introduction
Aggressive scaling of CMOS devices into nm regime requires ultrathin gate dielectric [1] . The quantum effect entailed therein necessitates the reexamination of the inversion charge [2] [3] [4] [5] . Also large gate leakage due to direct tunneling has caused drastic modification of the capacitance-voltage (C-V) behavior. Thus it has become difficult to extract the electrical gate dielectric thickness, threshold voltage and mobility. We extract in this paper the electrical thickness of the gate dielectric from the C-V data and discuss the C-V degradation in terms of the gate leakage (I G ) and channel resistance. We further correlate the C-V with I-V behavior and quantify the inversion charge. The sub-linear increase of the inversion charge with gate voltage is taken into account by introducing the threshold voltage creep (V TH -creep) in the drift-diffusion (DD) I -V modeling. Additionally, the effective mobility ( µ eff ) and the external resistance have been accurately extracted.
Device Fabrication, Measurement, and Simulation
Fabrication process flow of the nano-CMOS device is shown in Fig. 1 . Thin gate dielectric is formed by heavily nitrided plasma oxide [1] . The extension and halo implantations are optimized to minimize the short channel effect and maximize the transistor performance. T hin nickle self-aligned silicide process is also applied. The 50nm gate length NMOS with the thin gate dielectric of 1.35 nm physical thickness is shown in Fig. 2 . C-V characteristics shown in Fig. 3 is measured at 1MHz. Simulation has been carried out by solving the Shroedinger and Poisson equations self-consistently [2]. Figure 4 shows the transmission line equivalent circuit of MOS transistor [3] . The intrinsic capacitance (C i ) consists of the poly depletion (Poly), gate dielectric (OX), and Si-substrate (S) capacitance in series. G i is the effective tunneling conductance. The R S , R D , R B , and R Ch are the series resistance of source, drain, body, and channel, respectively. In order to extract electrical gate dielectric thickness, the parameters such as C i , G i , R S , R D , R B , and R Ch should be accurately modeled, measured and simulated. Also shown is our suggested new equivalent circuit for the C i , in which the quantum effect enters primarily via the inversion capacitance, C INV [2] . Figure 5 shows the simulated C INV , in which the solid lines represent numerical results for classical and quantum theories, respectively. Based on the one-subband triangular potential well approximation, we find that the C INV is divided into two components, i.e. the energy-level-charging capacitance(C E ) and the spatial distribution capacitance (C AV ) in series. Classically C AV is large, and C INV is practically identical to the conduction band charging capacitance and corresponds to quantum C E. . Quantum mechanically, C AV is comparable to C E and renders C INV smaller than the classical case. Figure 6 shows channel resistivity (ρ CH ) vs. gate voltage (V G ) for the gate lengths of 1.0, 0.5, and 0.1µm, respectively. R T is total resistance defined by V DS /I DS . ρ CH simply extracted by the equation in Fig. 6 decrease drastically with V G in subthreshold regions, and becomes constant in strong inversion. Once ρ CH is known, the external resistance (R EXT ) is extracted by subtracting R Ch from the measured R T (Fig. 7) . R EXT is composed of R S , R D , and R SB , with R SB indicating the series resistance across the source-tobody junction. For low V G less than 0.8V, R SB is dominant due to the high source-to-channel barrier. For higher V G , R SB vanishes, and R EXT consisting of the usual R S and R D becomes constant. The simulated voltage partition in the MOS capacitor is shown in Fig. 8 . The solid and dashed lines represent the voltage partition in the presence and absence of the gate leakage current, respectively. Note that V R represents the voltage drop induced by R Ch and R EXT coupled with the high I G . Thus the C-V degradation is easily understood from the decrease of V OX due to the high gate leakage current. Figure 9 shows the C-V data measured from the MOSFET together with the simulation results. The average channel and poly-gate doping extracted from the C-V data are 8×10 17 cm -3 , 2×10 20 cm -3 , respectively. The equivalent oxide thickness (EOT) found from the fit to the C-V data is 1.2nm. R Ch (symbols) obtained from the fit to the C-V data is shown in the inset, together with the results from the I-V data (line) for comparison. Close agreement between them renders credence to our extraction procedure. The simulated results for channel lengths of 50, 10, 5, and 1 µm MOSFETs show the trend of C-V with channel length reduction [3] [4] [5] . The gate leakage does not cause appreciable C -V degradation for the gate length less than 1µm. Figure 10 shows the measured drain conductance (g D ) vs. drain voltage (symbols) and the fits (lines) to the linear g D . V TH is to be extracted from the intercept on horizontal axis for given V G . V TH thus found is plotted in Fig. 11 where the filled circle denotes the onset V TH of 0.165 V found from the conventional linear extrapolation (LE) method. Indeed, V TH is shown to increase with V G and the creep effect is shown comparable with the onset value itself for typical V G range. This creep effect is firmly rooted in the well known sublinear increase of the 2-dimensional inversion charge with V G . Also shown in the inset is the inversion charge (Q INV ) extracted classically and quantum mechanically for comparison. Finally µ eff which is inversely proportional to (V G -V TH ) can also be accurately extracted by incorporating the creep effect, as shown in Fig. 12 . Also shown for comparison is µ eff resulting from the constant V TH and the consistency of introducing the creep effect in the DD I-V model becomes self-explanatory from µ eff -V G curves.
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Conclusions
Compact electrical characterizations of nano-CMOS transistor with 1.2nm ultrathin gate dielectric have been performed for determining the electrical gate dielectric thickness, threshold voltage, and mobility. The observed C-V degradation has been analyzed in terms of gate leakage coupled with R EXT and R CH . It is shown a signature of the gate losing control of the channel inversion. In fact, R EXT and R CH coupled with the gate leakage could constitute a limiting factor for further CMOS device scaling. Inversion capacitance is composed of energy level charging capacitance and spatial distribution capacitance. Finally the sub-linear increase of the inversion charge with V G is to be incorporated in the drift diffusion I-V model via V THcreep and the effect also enables accurate and consistent extraction of the effective mobility. 
